


C-MOS 16-BIT REGISTERED TRANSCEIVER

—TOP VIEW—



(VDD = +2.0 to +3.6 V)

PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	I	$\overline{\text{OEAB1}}$	15	I/O	A8	29	I	$\overline{\text{OEBA2}}$	43	I/O	B7
2	I	$\overline{\text{LEAB1}}$	16	I/O	A9	30	I	$\overline{\text{LEBA2}}$	44	I/O	B6
3	I	$\overline{\text{CEAB1}}$	17	I/O	A10	31	I	$\overline{\text{CEBA2}}$	45	I/O	B5
4	—	GND	18	—	GND	32	—	GND	46	—	GND
5	I/O	A0	19	I/O	A11	33	I/O	B15	47	I/O	B4
6	I/O	A1	20	I/O	A12	34	I/O	B14	48	I/O	B3
7	—	VDD	21	I/O	A13	35	—	VDD	49	I/O	B2
8	I/O	A2	22	—	VDD	36	I/O	B13	50	—	VDD
9	I/O	A3	23	I/O	A14	37	I/O	B12	51	I/O	B1
10	I/O	A4	24	I/O	A15	38	I/O	B11	52	I/O	B0
11	—	GND	25	—	GND	39	—	GND	53	—	GND
12	I/O	A5	26	I	$\overline{\text{CEAB2}}$	40	I/O	B10	54	I	$\overline{\text{CEBA1}}$
13	I/O	A6	27	I	$\overline{\text{LEAB2}}$	41	I/O	B9	55	I	$\overline{\text{LEBA1}}$
14	I/O	A7	28	I	$\overline{\text{OEAB2}}$	42	I/O	B8	56	I	$\overline{\text{OEBA1}}$

INPUT

CEAB : A-TO-B ENABLE
 CEBA : B-TO-A ENABLE
 LEAB : A-TO-B LATCH ENABLE
 LEBA : B-TO-A LATCH ENABLE
 OEAB : A-TO-B OUTPUT ENABLE
 OEBA : B-TO-A OUTPUT ENABLE

INPUT/OUTPUT

A0 - A15 : A-TO-B DATA INPUTS OR B-TO-A TRI-STATE OUTPUTS
 B0 - B15 : B-TO-A DATA INPUTS OR A-TO-B TRI-STATE OUTPUTS

INPUTS			LATCH STATUS (BYTE n)	OUTPUT BUFFERS (BYTE n)
$\overline{\text{CEABn}}$	$\overline{\text{LEABn}}$	$\overline{\text{OEABn}}$		
1	x	x	LATCHED	HI-Z
x	1	x	LATCHED	—
0	0	x	TRANSPARENT	—
x	x	1	—	HI-Z
0	x	0	—	DRIVING

0 : LOW LEVEL
 1 : HIGH LEVEL
 x : DON'T CARE
 HI-Z : HIGH IMPEDANCE

